

Memory



based on a "D Flip-Flop" --- other designs are more efficient



based on a "D Flip-Flop" --- other designs are more efficient



based on a "D Flip-Flop" --- other designs are more efficient



Power is just switched on – everything is at 0 momentarily.

based on a "D Flip-Flop"



Logic gates activate – no input yet, and no change in output

based on a "D Flip-Flop"



Data In changes, but Write stays at 0 -- no change in output

based on a "D Flip-Flop"



Data changes back, but Write stays at 0 -- no change in output

based on a "D Flip-Flop"



Data changes again, but Write stays at 0 -- still no change out

based on a "D Flip-Flop"



Now Write changes to 1 --- the output changes to 1

based on a "D Flip-Flop"



Write changes back to 0 --- the output stays at 1

based on a "D Flip-Flop"



Data In also changes back to 0, but the output stays at 1 because Write is still 0.

based on a "D Flip-Flop"



When Write changes to 1 --- the output changes to the input 0

based on a "D Flip-Flop"



Write changes back to 0 --- the output will continue to hold it's value, whatever it is.

based on a "D Flip-Flop"



Even though Data In changes to 1 the output continues to hold it's previous value.

based on a "D Flip-Flop"



If Write stays at zero, these two pairs of AND and NOT gates will always output 1, no matter how the Data In changes. This means the Flip-Flop will hold its previous value.

based on a "D Flip-Flop"



This is the Flip-Flop part. As long as the two inputs from the NOT gates to the left are both 1's, the Flip-Flop will not change it's output.

Memory Address Decoding



Address Decoder

Input from Address Bus



Address Decoder

Input from Address Bus



Bus Control





Output

All output is 0 if Control Line is 0 Identical to Inputs From Bus if Control Line is 1





Incrementor



Incrementor

Left bus into ALU 1 Carry out -Output Input number + 1



Arithmetic and Logic Unit (ALU)



A L U (Arithmetic and Logic Unit)





ALU - Invertor

Invertor

Bus input



Output

twos complement of the input bus
Invertor

Bus input

 $0 \ 0 \ 1 \ 0 \ 1$



twos complement of the input bus

ALU - Five Bit Adder

Five Bit Adder

Inputs from Left and Right Busses into the ALU

Left bus into ALU





Accurate addition of two 5-bit binary numbers.

Five Bit Adder

Inputs from Left and Right Busses into the ALU

Left bus into ALU

1 0 0 1 0



ALU – Equality

Equality

Inputs from Left and Right Busses into the ALU

Left bus into ALU



1 if Left equals Right, 0 otherwise

Equality

01100 = 0010112 = 5





1 if Left equals Right, 0 otherwise

ALU – Greater Than

Inequality – Left > Right

Inputs from Left and Right Busses into the ALU

Left bus into ALU





Inequality – Left > Right

01100 > 00101 12 > 5

Inputs from Left and Right Busses into the ALU



End of ALU

Control Circuitry Ring Counter



based on a "D Flip-Flop" --- other designs are more efficient



















Control Circuitry Fetch







Opcode In







Control Circuitry Execute











Next Presentation: Execution Sequence, individual clock cycles

End of Presentation